We present a pulsing protocol that significantly increases the endurance of a titanium-manganite interface used as a binary memory cell. The core of this protocol is an algorithm that searches for the proper values for the set and reset pulses, canceling the drift in the resistance values. A set of experiments show the drift-free operation for more than 10 5 switching cycles, as well as the detrimental effect by changing the amplitude of pulses indicated by the protocol. We reproduced the results with a numerical model, which provides information on the dynamics of the oxygen vacancies during the switching cycles.
Metal -transition metal oxide interfaces exhibiting resistive switching (RS) are prominent candidates for non volatile memory applications. Despite many appealing features like retentivity, capability of downscaling, integration in complementary metal-oxide semiconductor (CMOS) architectures and speed, one of the main drawbacks of these systems is the poor endurance. [1, 2] It is nowadays widely accepted that the redistribution of oxygen vacancies near the metal oxide interface might determine the main features of the bipolar RS response. [1, [3] [4] [5] [6] A recently proposed model [7] , that succeeded in reproducing non trivial experimental findings [8] , indicates that the migration of oxygen vacancies due to the local electric fields built up in a nanoscale vicinity of the metal oxide interface is at the origin of the most significant resistive changes. Each microscopic region of the sample has a resistivity that is a function of the local oxygen vacancy concentration. When an electrical pulse (i.e. set) is applied to the device, local electric fields proportional to the local resistivity and to the current density develop. If these fields are strong enough, the oxygen ions will move, changing the vacancies profile along the interface and hence the total resistance of the device.
After this redistribution of vacancies, a pulse with the opposite polarity (i.e reset) might not reproduce the initial profile of electric fields and then, neither the vacancies will return to the original positions, nor the device will return to the original resistance value after the completion of the pulsing cycle. The repetition of this process will produce a drift of the switching resistance levels (ON/OFF ratio) which eventually fully degrades the memory performance. The strategies reported in literature to overcome this problem are mainly based on the design of the device and the selection of materials. [1, [9] [10] [11] [12] In this work we present a pulsing protocol that allows to obtain more than 10 5 RS switching cycles in manganite-based devices, significantly improving their endurance. We compare the results with numerical simulations.
We have made RS devices of polycrystalline manganite La 5/8−y Pr y Ca 3/8 MnO 3 (LPCMO)
with Ti contacts [13, 14] . The devices, depicted in the inset of We define two resistance levels corresponding to two logic levels required to use the RS devices as a binary memory element, as indicated in Fig. 1 . We define a high level (H) that has to be greater than R H,min and a low level (L) that always has a resistance lower than R L,max = 0.39·R H,min . Both values are scaled depending on the device switching range. The factor 0.39 mimics the levels of the low-voltage CMOS-logic product family with translation (LCX) [15] . Defining the levels in this way introduces a gap in the resistance values. Successful RS operations are defined as those overcoming this gap.
During the experiments, the generator uses three types of current pulses: the read pulse that is used to sense the resistance of the interface, the set pulse that switches the device from the level L (low resistance) to the level H (high resistance), and the reset pulses that
switches from H to L [16] . The read pulse with I RD =50 µA is low enough to ensure that no displacement of vacancies occurs (i.e. it does not change the resistance level).
We implement an algorithm that looks for the proper values (for successful RS) for the set and reset current pulses, I SET and I RST , with the general criteria of keeping a low number of pulses and the lowest possible amplitude. The algorithm, tries to set the logic state by applying a single current pulse I ′ SET . If it fails (i.e. it does not overcome the resistance gap), a second identical pulse is applied in order to set the state. If this second attempt fails, the value of I ′ SET is increased and the algorithm continues applying pulses with increasing value until it eventually succeeds. The current is increased in steps. The values of these steps is fixed through all the experiment and is set in a few percent of the expected switching current, typically 5-10%. The device is considered defective if after increasing the current value 50 times, the resistance level does not change. If five consecutive set procedures require these second chances then I ′ SET will be increased anyway. An analogous criteria is applied for the reset procedure. Eventually the algorithm finds two independent values for I SET and I RST required for stable operation.
[17] Fig. 2 shows the initial stage of a typical experiment. Statistically, the correction to the amplitude of the pulses ceases within the first 3000 cycles, reaching a ratio |I SET /I RST | = 2.6 ± 1.2. Even if after these first corrections the amplitude of the pulses require no further corrections, once every 5400±300 switching attempts it is necessary to apply a second pulse in order to properly switch the device. The histogram presented in Fig. 1 depicts the typical distribution of the resistance values when switching the device with the proposed protocol during 120000 cycles. Notice that the present protocol produces no events in the gap.
With the aim of experimentally testing the robustness of the above described asymmetric pulsing protocol we performed a series of experiments to show the effect of deliberately changing the ratio I SET /I RST attained by the protocol (Fig. 3) . The devices in these experiments correspond to different location of the contacts on the same sample of LPCMO.
At the beginning of this set of tests, they were switched a minimum of 3000 cycles (only the last 300 are shown) in order to achieve the proper I SET /I RST , depending on the selected contacts. As a reference, Fig. 3a shows a device that has remained in operation under the same conditions 700 cycles more. In the device of Fig. 3b , we stopped the operation of the algorithm and increased the amplitude of I RST at the cycle indicated with the number 0.
This reduction of the I SET /I RST ratio, results in an evident drift of the resistance values and the H resistance value level eventually falls inside the gap, i.e. the device no longer switches between the pre-defined levels. For Fig. 3c the |I SET /I RST | ratio was increased by a factor 1.5, producing the complementary drift effect.
We successfully reproduced the experimental results employing the model introduced in Ref. [7] , which is based on the electric field enhanced oxygen vacancy diffusion dynamics. [18] In this model the active region for conduction is a one dimensional resistive network, in which each site corresponds to a (nanoscale) domain, having a local resistivity proportional to the local density of oxygen vacancies, δ i . The dynamic for the vacancies is governed by the equation:
that specifies the probability for transfer of vacancies between two neighboring sites. V o is a dimensionless constant related to the activation energy for vacancies diffusion and ∆V i is the local potential drop ∆V i (t) = V i+1 (t) − V i (t) due to the applied electric pulse. For the present analysis we consider one interface (I) in contact with the bulk (B) of the sample.
The local resistivity at site i is given by
where A B and A I relate vacancy concentration and resistivity in the bulk and in the interface region respectively (A B ≪ A I ), and N I and w define the length and the width of the interface. First, we simulated the application of triangular sweeps to a flat distribution of vacancies, obtaining hysteresis switching loops similar to those presented in Ref [8] . This step emulated the forming process and provided information on the resistance switching range of the simulated sample. Then, we simulated the proposed pulsing protocol. We successfully reproduced the continuous cycling between the L and H states without drift.
The simulation eventually arrived to a stable operation, applying asymmetrical pulses as in the experiments. For the actual parameters of the simulation we obtained a ratio |I SET /I RST | = 2.9 that smoothly depends on w, but a systematic study of this phenomena is out of the scope of this work. In stable operation both L and H states correspond to two well defined profiles of vacancies,δ H andδ L . The electrical pulses produce a redistribution of va-
, and a subsequent change in the total resistance of the device The lack of symmetry explains the need of non-symmetric pulses to obtain a stable operation. The drift of the resistance upon symmetric pulsing is due to the gradual injection of vacancies deeply into the bulk where they get stuck never returning to the interface region. The local electric field, ∆V i ∝ I SET(RST) , is much lower in the bulk region than in the interface. As a consequence, the amount of vacancies in the interface gradually decreases with the repetitive cycles, with the concomitant reduction of the interface resistance. In order that all the vacancies that were injected into the bulk region during the former set pulse return to the interface during a subsequent reset pulse, it is necessary to apply a higher current pulse. If this second current pulse is stronger than required for a drift-free operation, then the amount of vacancies in the interface will be slowly increased in each cycle, with the subsequent increment of the interface resistance. The switching protocol starts with the sample in low resistance level. In the first step, it looks for proper pulse amplitude to set the device, requiring in this case N + = 14 positive pulses of increasing amplitude to overcome the R H,min level (c). The amplitude of the 14 th pulse was +110mA (b). In the second step, N − = 8 negative pulses of increasing amplitude have been needed to reset the device (d), and so on. After ∼400 cycles the correction to the pulsing amplitudes ceases, reaching a ratio I SET /I RST = 310mA/ − 90mA. 
